Абстрактный

Implementation of Soft-Core Processor Based Ethernet Data Transfer

Indu Raj, Rejani Krishna P

This paper presents the implementation of embedded processor inside FPGA such that it can receive Ethernet packets, retrieve actual data, modify it and finally transmit it to any other destinations required. The implementation platform is an evaluation board that have a Virtex-5 FPGA. Using the XPS tool, the embedded processor MicroBlaze is configured inside the Virtex-5 FPGA. The software part of the processor is configured using the lwIP Echo Server template available in SDK. The implementation requires ML505 evaluation board, Ethernet cable that supports GbE data transfer, RS232 serial cable and a PC with gigabit NIC.

Индексировано в

Академические ключи
ResearchBible
CiteFactor
Космос ЕСЛИ
РефСик
Университет Хамдарда
научный руководитель
Импакт-фактор Международного инновационного журнала (IIJIF)
Международный институт организованных исследований (I2OR)
Cosmos

Посмотреть больше